Abstract. By using the dynamic reconfigurable transceiver in high speed interface design, designer can solve critical technology problems such as ensuring signal integrity conveniently, with lower error binary rate. In this paper, we designed a high speed XAUI 
Introduction
With the development of Internet, the need for higher bandwidth and data rate is driven largely by the demand to upgrade existing communication systems and the emergence of new applications. Communication equipment on market has the trend of lower power and lower cost, higher speed transportation with a more compact size.
The next generation of IC product uses the 45-nm or 40-nm process [1] , even the 28-nm process to integrate more functions, so that higher operating performance and higher logic density can be achieved. However, the key to meet the increasing demand for bandwidth is that we use more and faster high-speed serial transceivers. Data links with transceivers support higher data throughput, more power efficient and higher system integration. By using transceiver technology, designers can solve critical technology issues that exist in high speed data link designs, such as Signal Integrity, Power Consumption and Board Complexity.
Altera Corporation announced the availability of a 10G Ethernet (10GbE) reference design targeting designers using the XAUI communications protocol [2] , in the aims at addressing the demands of broadband networking and telecommunication applications. Altera offers a broad portfolio of devices with embedded transceivers that support dynamic reconfiguration, both FPGAs and ASICs (Application Specific Integrated Circuit). These are the Arria II GX FPGA family, the Stratix IV GX and GT FPGA families and the HardCopy IV GX ASIC family. They provide a dedicated mode for implementing the XAUI interface and allow the integration of multiple PHYs (Physical) and MACs (Media Access Control) into a single FPGA. The solution enables simple, fast protocol implementation, which reduces design risk, shortens development times, and allows you to concentrate on the core functions of the system design.
Dynamic reconfigurable architecture
Dynamically reconfiguration means reconfigurable device of the chip can be reconfigured repeatable, and performs different functions at different times [3] .So we can get various groups by changing settings of the devices without power off. Compared with static reconfiguration, dynamic reconfiguration can use the reconfigurable device more thoroughly. Figure 1 shows the channel architecture of Arria II GX transceiver. Each transceiver channel consists of a transmitter channel and a receiver channel. Each transmitter or receiver channel is composed of one channel PCS block and one channel PMA block [4] [5] . Some modules in PCS block are optional, which can be bypassed. encoders. While the receiver PCS consists of the word aligner, deskew FIFO, rate-match FIFO, 8B/10B decoder, byte paralyzer, byte ordering, and RX phase compensation FIFO.
Dynamic reconfigurable transceiver introduction
Transmitter PMA consists of the serializer and the transmitter output buffer. Receiver PMA has the receiver input buffer, CDR, and paralyzer. The PMA module supports analog interface from the transceiver to medium outside.
Dynamic reconfiguration mode
There are four dynamic reconfiguration modes in Arria II GX devices: Offset Cancellation for receiver channels, Analog Control, Data rate division in transmitter (TX), Channel and TX PLL select/reconfig. Selection of these modes allows you to dynamically reconfigure various channel and clock multiplier units (CMU) settings without powering the device off [6] . Different decisions will be made, which depends on various reconfiguration requirements and application environments when we are choosing reconfiguration mode in the design. Table 1 lists the reasons to reconfigure the transceivers and the reconfiguration modes for various reconfiguration requirements. 
Dynamic reconfiguration architecture
IP cores are used in this design and a technology of high-performance IP core multiplex is chosen. These IP cores must be verified to make sure that they work well. Therefore, design efficiency can be improved if higher reliability and lower design risk is achieved.
Arria II GX device offers two instances to support dynamic reconfiguration: ALTGX_ RECONFIG and ALTGX [7] . (2) ALTGX instance The ALTGX instance generated by the ALTGX MegaWizard Plug-In Manager represents the transceiver. This term is used as the functional module.
High speed XAUI design
As the demand for bandwidth and transfer rate increases, high speed transceiver plays a more important role in high speed interface design. The design based on dynamic reconfigurable transceiver of FPGA can fit the bill to some extent [8] . Altera and Xilinx have already launched their own FPGA devices which meet the requirements above. With these devices, design of high speed interface becomes more simple, nevertheless, more realizable. And all this will make further promotion in the development of optical fiber communication and wireless devices.
In this part, we designed a high speed XAUI to transparently extend the physical reach of the XGMII, that is, the data output should meet XGMII style.
XAUI brief introduction
XAUI, the 10 Gigabit Attachment Unit Interface, is a technical innovation that dramatically improves and simplifies the routing of electrical interconnections. Developed by the IEEE 802.3ae 10 Gigabit Ethernet Task Force, XAUI delivers 10Gbps of data throughput using four differential signal pairs in each direction [9] .
Generally, XAUI is designed as XGMII (10 Gigabit Medium Independent Interface) extended sublayer. The XGMII provides full duplex operation at a rate of 10GbPs between the MAC and PHY. Each direction is independent and contains a 32-bit data path, as well as clock and control signals. In total the interface is 74 bits wide [10] . Figure 3 shows the data stream between XGMII and XAUI: The XGMII interface consists of four 8-bit lanes. At the transmit side of the XAUI interface, the data and control characters are converted within the XGMII extender sublayer (XGXS) into an 8B/10B encoded data stream. Each data stream is then transmitted across a single differential pair running at 3.125Gbps [11] . At the XAUI receiver, the incoming data is decoded and mapped back to the 32-bit XGMII format. This provides a transparent extension of the physical reach of the XGMII and also reduces the interface pin count.
High speed XAUI design
The dynamic reconfigurable transceiver embedded in Arria II GX FPGA device is based on 40-nm process. It can provide various kinds of protocols, such as PCI (Peripheral Component Interconnect) Express, serial digital interface, XAUI and so on.
When do research on application of dynamic reconfigurable transceiver in high speed XAUI, we choose the Analog Controls mode. Adjust the parameters of some options, for example, equalizer DC gain, transmit output differential voltage(V OD ), pre-emphasis and setting of equalization, then we will gain the best eye diagram which means the best signal integrity. Something should be noticed that we use receiver channels in the design, so it is necessary to choose Offset Cancellation mode acquiescently. In this section, we will introduce a design proposal of high speed XAUI with dynamic reconfigurable transceiver, and Verilog HDL coding style is used [12] . Figure 4 illustrates the system top view of the design. XAUI_LMPI module functions as the second-level microprocessor interface logic, so the related state and control registers of XAUI can be read and written. Also, we define some registers in this module.
XAUI_RECONFIG module functions as the transceiver controller instance, which is responsible for controlling the high speed XAUI channels. Options in Analog Controls mode have default settings, as the following list: tx_vodctrl is configured to 4, tx_preemp to 0, rx_eqctrl to 0, rx_eqdcgain to 0. Signal lmpi_write_all is used to start the write transportation between XAUI _RECONFIG instance and the XAUI instance, while signal lmpi_read starts the read transportation which is used in PMA control mode only.
XAUI0 and XAUI1 module act as the transceiver instance, implement basic function of high speed XAUI interface. When generate XAUI instance in Quartus II MegaWizard, we set the option "which protocol will you be using" in Parameter Settings to XAUI. Because each channel in the XAUI supports transfer rate up to 3.2Gbps, it is necessary for us to bind 4 such channels together to achieve 10Gbps transfer rate, which means that the option "what is the number of channels" should be set to 4.
Signal description
In the work of RTL coding, we should connect the ALTGX_RECONFIG instance with the ALTGX instances. The most important work is that signals must be connected to the related ports. Table 2 lists the input and output ports of the XAUI design, Table 3 lists the internal and external signals of XAUI_RECONFIG. 
Result analysis
record the packets information, such as simulation time, packet length, lost packet count etc. initial begin $set_bus(3,2); $eth_init(0,4,eth_pkt_num,{eth_ifg,eth_bandwidth},3); $set_print(3,1,3,"eth_gen0.dat","eth_chk0.dat"); end Check the generated file eth_gen0.dat and eth_chk0.dat. File eth_gen0.dat records packets information of packets generated as the upstream input. File eth_chk0.dat details output packets of downstream, and signal xgmii_loop should be set. Table 4 shows the packets generated from 14c76 ns to 15cca ns, also the packet number and the packet length are printed. Table 5 lists the received downstream packets at the output port. 87  577  1513d  88  5a  1525d  89  151  15363  8a  12f  15530  8b  230  158aa  8c  440  1593d  8d  a5  159aa  8e  72  15bf0  8f  2c1  15cca  90  fb  160ea  91  511  16563  92  582  1661d 93 d2 TimeL  packet um  length  1666a  86  588  16ad6  87  577  16b2a  88  5a  16c43  89  151  16d4a  8a  12f  16f16  8b  230  1728a  8c  440  17316  8d  a5  17383  8e  72  175c3  8f  2c1  1769d  90  fb  17ab6  91  511  17f30  92  582  17fe3 93 d2
These two tables illustrate that the input packets are received at the output port after a reasonable time's transmission, with the same length. In addition, eth_chk0.dat prints the lost packets count and the transmission status, so it is easy to debug.
In order to confirm the function of XAUI, we captured a screenshot on VCS simulator. The designed XAUI module is used on TN725 devices which developed by UTSTARCOM Co. Ltd. It is used to complete the conversion between XAUI on back panel and the internal XGMII. Though the design meets requirement quite well, it has its own limitations. First, IP cores from Altera are needed, we have to get permission from Altera. Second, timing is very important in FPGA design, meeting the timing requirements was really a hard work.
Conclusions
In the design of the proposed high speed XAUI, dynamic reconfigurable transceiver allows us to set related parameters from outside registers, which makes the best eye diagram practicable. By virtue of IP core usage, RTL coding in FPGA and SOC design becomes easy and reliable in many research areas [14] . However, there are several parameters to set, such as lmpi_tx_preemp [4:0] and lmpi_tx_vodctrl [2:0] , so it's really an arduous task which increased difficulties. In the design, two authenticated XAUI cores are adopted which work as 1+1 protection. As a result, CPLD can generate selective signal automatically according to the position of the two PPC boards. If one of them failed to work, another will work well to keep data transmission. Though great reliability can be achieved in this method, disadvantages followed. It will reduce the channel utilization. After the process of synthesis with Quartus II 11.0, we find that 1924 LUTs (Look Up Table) of the FPGA are consumed. As a result, the design method based on IP cores is benefit to cut down design cycle, shorten press time to market, improve design efficiency and increase design reliability.
